Design of self-tuning frequency synthesizer by WEE TUE FATT, DAVID













WEE TUE FATT DAVID 




A THESIS SUBMITTED 
FOR THE DEGREE OF MASTER OF ENGINEERING 
DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING 
NATIONAL UNIVERSITY OF SINGAPORE 
2005 
i 
Name: Wee Tue Fatt David 
Degree: Master of Engineering 
Department: Electrical and Computer Engineering 




This thesis describes the design and implementation of a self-tuning frequency 
synthesizer. The aim is to design a frequency synthesizer that is able to self-tune when 
there is a process, temperature and voltage variation. This allows the designers to 
design a low gain frequency synthesizer system, which produces a low phase noise 
without process variation constraint. The simulation results and the experimental 
results are presented in this report. The frequency synthesizer is fabricated in a 0.25 
µm six level metal Silicon Germanium (SiGe) process. With a supply voltage of 2.5 V, 
the test results show that the frequency synthesizer is able to calibrate itself even 
though there is a frequency drift of around 250 MHz in the Voltage Controlled 
Oscillator (VCO). The measured phase noise of the frequency synthesizer is -81.50 
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1.1. Background and Motivation 
 
The Frequency synthesizer is one of the most important building blocks in integrated 
communication systems as it is used to provide an accurate frequency source for 
up/down conversion, modulation and demodulation in any transceiver system. It can 
also be used to provide clock conversion, clock generation and timing references in 
integrated systems. Frequency synthesizer design remains one of the most challenging 
designs in Radio Frequency (RF) systems because it must meet very stringent 
requirements [1]. In recent years, there are growing requirements to integrate the entire 
transceiver systems on a single silicon chip [2]-[4]. This is due to the advancement of 
Complementary Metal Oxide Semiconductor (CMOS) semiconductor technology in 
the past decade. This advancement in sub micron technology allows manufacturers to 
integrate the entire transceiver systems on a single silicon chip, which leads to a rapid 
growth in the communication.  
 
The higher scales of integration have created new constraints and tighten the design 
requirements for circuit designers, who are designing frequency synthesizer. Figure 
1-1 shows the factors that designers have to take into consideration when designing 
frequency synthesizers. Although these factors listed in Figure 1-1 influence the 
design, circuit designer do not have control in factors like technology, communication 
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specifications and supply voltage. The choice of technology uses greatly depends on 
factors like cost of the product, performance objectives, production capacity, time to 
market and other commercial strategies rather than on the circuit design. On the other 
hand, standard for voice and data applications like Global System for Mobile 
Communication (GSM), Digital European Cordless Telephone (DECT), Personal 
Communication Services (PCS), 802.11 Wireless Local Area Network (WLAN), 
Bluetooth and so on will predefined the communication specification and supply 
voltage. From the standard, the system engineer will specifies the design specification 
like frequency, tuning range, phase noise, and so on for the frequency synthesizer. 
Although these three factors are not within the control of the designers, they have great 
influence on the design process. This is especially so for technology factor, as supply 
voltage is closely inter-related with advancement of technology. With each scaling of 
technology node1, the power supply of the system has to be scaled down as well [5]. 
The scaling down of the supply voltage would therefore reduce the dynamic range of 
voltage that can be used in the design. This will increases the complexity of the 
frequency synthesizer design in low voltage domain.   
 
In addition, circuit designers have to consider additional parameters like supply 
voltage variation, temperature and process variation. Circuit designers have to ensure 
that the frequency synthesizer is able to work according to the specifications that are 
defined by the system engineer. In order to ensure that the frequency synthesizer is 
                                                 
1
 Technology node is use to describe generations of semiconductor processing technology by 
international Technology Roadmap for Semiconductors (ITRS) 
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able to meet the specification, circuit designers would therefore have to modify or 
simulate a circuit several times before a satisfactory result can be achieved. This 
process is time consuming. This is especially true for process variation, which depends 
on the foundry process. The foundry will normally provide the limits of the process at 
which the wafer will be rejected. In another word, these limits do not provide much 
insight in circuit design as they simply demonstrate a lack of robustness in the process 
[6]. Even though, there is many efforts being spend in the foundry to improve the yield 
of the process. This process variation issue will always haunt circuit designer. Thus, 
designers need to run many simulations to make sure every circuit are working within 
the limitation of the process and this took a huge amount of simulation time. 
Sometime, the circuit fails to meet the specification due to process variation.  
 
 
Figure 1-1 Frequency Synthesizer Design Factors  
 
A major challenge for circuit designers is to find ways to design the frequency 
synthesizer with tightening constraints and ever-increasing stringent requirement for 
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communication system. Since circuit designers do not have control on the supply 
voltage, specification of communication system and technology, designers have to 
focus on supply voltage variation, temperature and process variation factors and find 
ways in the circuit design to minimize the effect of these three factors in fulfilling the 
requirement of the specification. One good example is the gain of the oscillator uses in 
the design of the frequency synthesizer as it has great impact on the noise performance 
of the frequency synthesizer. Furthermore, with reducing dynamic range, gain of the 
Voltage Controlled Oscillator (VCO) will increase due to the fact the VCO must cover 
the same range of the frequency in the same communication system. This would 
increases the phase noise of the frequency synthesizer, which will have a major impact 
on the specification of the communication system, as phase noise is one of the most 
important factors in defining the specification of the frequency synthesizer. The 
challenge for circuit designers is to take care of the various factors and come out with 
an innovative design that can meet specification of the communication system. 
 
1.2. Aims and Scope  
 
Since noise from charge pump and loop amplifier is amplified by the VCO gain around 
the loop bandwidth. VCO gain is usually large because of limited control voltage range 
and large frequency range required by the application. In addition, designer need to 
design the VCO gain to be larger than the intend application due to the fact of 
constraint posed by voltage, temperature and process variation. Normally, the gain of 
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the VCO will normally impose the limit of the noise performance of the frequency 
synthesizer. 
 
This research focuses on the design technique to reduce phase noise and improve the 
system noise performance of the frequency synthesizer. The design technique reduces 
the effect of the VCO dependence on factors like process variation, temperature and 
supply voltage variation. This would allow a designer to concentrate on the design of 
the frequency synthesizer based on the communication specification instead 
 
The effect of reduced supply voltage, process, temperature and voltage variation on the 
gain of the VCO on the design of the frequency synthesizer are investigated in this 
thesis and a solution to reduce the dependence on these factors is presented as well. To 
verify the effectiveness of the design technique, a self-tuning frequency synthesizer 
was designed and fabricated in a 0.25 µm IBM SiGe process [7]. Although the process 
allows the use of bipolar devices, only CMOS devices are used to design the entire 
frequency synthesizer, as this is the project requirement. The frequency synthesizer is 
able to self-tune the output frequency of the VCO to the desired frequency when the 
system starts up. This allows the designer to design a low gain VCO, which results in 
better noise performance. The major achievement of this work is that designer does not 
have to over design the gain of the VCO to cover for reduced tuning voltage, process 
variation and operation condition but just concentrate on the specification of the VCO 
based on communication specification. Thus, the phase noise will be better compared 
to a system that has to consider these factors. In other words, the phase noise will be 
lower compared to a system that has to consider these factors. A self-tuning block has 
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been implemented to the traditional Frequency Synthesizer to reduce the VCO gain 
effect to improve the ease of designing VCO based on communication specification 
rather than include the effect of process, voltage and temperature variation in the 
design of the VCO. 
 
1.3. Organization of Thesis 
 
This thesis is organized into six chapters. In this chapter, the background and aim of 
this thesis is presented. In Chapter 2, the basic concept and the characteristics of the 
frequency synthesizer will be discussed. In Chapter 3, the idea and design of the 
frequency synthesizer for this thesis will be presented. In Chapter 4, the circuit level 
design of the major blocks in the frequency synthesizer will be presented. There will 
be a discussion on the simulation result and problems faced during the implementation 
of the frequency synthesizer. In Chapter 5, the test results of the frequency synthesizer 
are presented. Finally, the conclusion of the thesis will be presented in Chapter 6.  
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2. Frequency Synthesizer 
 
Modern communication systems use frequency synthesizers for quite a number of 
purposes, namely to recover the clock from digital data signals, synthesize frequencies 
for receiver tuning, recover the carrier signal from satellite transmission signals, and 
perform frequency and phase modulation. In this chapter, an overview and analysis of 
the frequency synthesizer will be discussed. In addition, the basic concept of the 
frequency synthesizer will be presented and equations for the various building blocks 
will be derived. After that, the dynamic response of the frequency synthesizer is 
introduced and the parameters that affect the design of frequency synthesizer are 
presented. Finally, the noise analysis of the frequency synthesizer is being studied.  
 
2.1. Basic Concept of the Frequency synthesizer 
 
PLL based frequency synthesizer has a frequency divider in the feedback loop. The 
basic frequency synthesizer system is shown in Figure 2-1. It consists of a phase 
detector, low pass filter, voltage controller oscillator and a divider [8]. A frequency 
synthesizer is a feedback system with its main purpose to ensure the output signal, θout, 
tracks the input signal, θi. The input and output signal of the system can be in 
frequency or phase. The system is considered locked when the output signal is equal to 
the input signal over a period of time. 
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Figure 2-1 Basic Frequency synthesizer 
The purpose of the phase detector is to compare the phase of the divided output signal, 
θo, with the phase of the input signal, θi. The phase detector will develop a voltage 
proportional to the phase difference. This voltage, VD is applied to a low pass filter, 
which will determine the bandwidth of the system as well as to reduce the high 
frequencies phase error. The voltage at the low pass filter, VLPF is applied to the 
voltage-controlled oscillator to adjust the oscillator frequency. Through the feedback 
system, the system will ensure both the phase and the frequency of the oscillator are 
locked to the phase and frequency of the input signal. 
 
2.2. Phase Detector Characteristics 
 
An ideal phase detector produces an output voltage proportional to the difference 
between the phases of two input signals, which are periodic [9]. The typical phase 
detector characteristic is shown in Figure 2-2. It is assumed that when ∆θ is equal to 
zero, the phase of the output signal, θo, is equal to the phase of the input signal, θi.  
 
 





Figure 2-2 Characteristic of an ideal phase detector 
With the above assumption, the phase error, ∆θ, (specified in radians) is defined as 
oi θ−θ=θ∆
 
         (2-1) 
The gain of the phase detector, KPD (specified in Volts/radians) is expressed as   
θ∆≡ d/VOUTdK PD         (2-2) 
In the linear region, the phase detector voltage, VOUT (specified in Volts) is modeled 
by  
θ∆=  KVOUT PD          (2-3) 
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2.3. VCO Characteristics 
 
An ideal VCO will generate a periodic output signal whose frequency is a linear 
function of a control voltage, VC. The frequency of the VCO will increase or decrease 
depending on the control voltage, VC. A typical characteristic of a VCO is shown in 





Figure 2-4 Characteristics of an ideal VCO 
It can be noticed from the VCO characteristics that the VCO will still generate a 
periodic signal even though the control voltage, VC is equal to zero. This frequency is 
called the free running frequency, ωfr of the VCO. This indicates that the VCO 
frequency does not need to approach zero for practical range of VC. The output 
frequency of the VCO, ωo, (specified in radian/s) is expressed as 
frCVCOo VK ω+=ω         (2-4) 
where KVCO (specified in radians/s/V) is the gain of the VCO. 
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From equation (2-4), it can be noticed that changes in the output frequency are a 
function of the control voltage, VC that is applied to the VCO. This relationship is very 
important when modeling the relationship between the VCO’s input control voltage 
and the phase of its output signal [10]-[11]. The VCO model that is going to be 
presented is a small signal model, which relates changes about an operation point. As 
the free running frequency, ωfr does not changes with the control voltage, as it is a non-
changing bias term [10], the term ωfr can be ignored in the modeling of the VCO, thus 
the output frequency, ωo is expressed as  
CVCOo VK=ω
  




=ω          (2-6) 
The phase of the VCO can be obtained by integrating VCO’s output frequency [13] 
∫ω=θ dt)t()t( oo
 
       (2-7) 







=θ        (2-8) 
where s is jω. 
which is represented by the model representation shown in Figure 2-5. 
)s(oθ
 
Figure 2-5 Model of VCO 
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2.4. Linear Model of the Frequency Synthesizer 
 
The description and basic concept of the phase detector and VCO have been covered in 
previous two sections. As a result of the derivation of the linear models of the phase 
detector and VCO in the previous section, the linear model of the frequency 
synthesizer will be illustrated in this section under the assumption that ∆θ and ωo stay 
in the linear range of the phase detector and VCO [14]. When the loop is locked, the 
phase of the divided output signal θo accurately tracks the phase of the reference signal 




Figure 2-6 Linear Model of Frequency Synthesizer 
With the help of the linear model, the dynamic response and the static phase error will 
be presented in the next two sections.  
 
2.4.1. Dynamic Response of Frequency Synthesizer 
 
With reference to Figure 2-6, the open loop and closed loop transfer function of the 
frequency can be derived. With the derived transfer function, the dynamic response of 
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the frequency synthesizer can be studied and this facilitates the design of the frequency 
synthesizer in this thesis.  
 




=θ        (2-9) 











=        (2-10) 
where 
N
KKK VCOPD=  









=        (2-11) 
The open loop and closed loop response of the frequency synthesizer when |F(s)| =1 is 
plotted in Figure 2-7. The frequency synthesizer bandwidth is defined as the frequency 
when the open-loop gain drops to unity and it is determined by the open loop gain, K. 





Figure 2-7 Open loop and Closed loop response of Frequency Synthesizer 
 
It can be noticed that the 3dB point of the closed loop response of frequency 
synthesizer depends on the open loop gain K as well. The above case describes the 
closed loop response of the frequency synthesizer when |F(s)| =1. Now, a single pole 







Figure 2-8 Single-pole RC loop filter 
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=        (2-12) 
RC
1
 where LPF =ω  










      (2-13) 
By adding the single pole filter, the frequency synthesizer system becomes a second-
order system. In circuit and control theory, it is common practice to write the 
denominator of the transfer function in 2nn2 s2s ω+ζω+  form, where ζ is the damping 
factor and ωn is the natural frequency of the system [13]. Thus, Equation (2-13) is 












      (2-14) 
where  
KLPFn ω=ω          (2-15) 
K2
1 LPFω
=ξ          (2-16) 
From the above equations, it can be seen that ωn is the geometric mean of the -3dB 
bandwidth of the LPF and the loop gain, K. In addition, the damping factor, ζ is 
inversely proportional to the square root of the loop gain. The frequency response of 
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such a system is shown in Figure 2-9. Equation (2-15) and (2-16) are one of the design 















Figure 2-9 Frequency Response of  2nd order Frequency Synthesizer (ζ = 0.707) 
 
2.4.2. Static Phase Error 
 
In addition to the phase transfer function, a phase-error transfer function, He(s) can be 
defined as well [8]. The error transfer function describes the frequency synthesizer 
response to a sudden change in input phase or input frequency. From Figure 2-6, the 
phase error is defined as 




        (2-17) 


















    (2-18) 
Firstly, the effect of phase change at the input is being studied and if there is a sudden 
change of phase at the input, the phase signal change can be expressed as 
θ=θ d)t(u)t(i
 
        (2-19) 
where u(t) is the unit step function and dθ is the size of the phase step. The Laplace 




=θ           (2-20) 










=θ=θ∆      (2-21) 
whose final value is given by   
0)s(sHlim)t( e0s ==∞→θ∆ →        (2-22) 
The phase error, which also known as static phase error; will eventually reach zero 
when the system is left alone for a long period. Static phase error is defined as the 
phase error when time approaches infinity (t →∞) [8]. Next, the effect of frequency 
change can be studied. If a frequency step is applied at the input of the frequency 
synthesizer, the angular frequency of the reference signal becomes 
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)t(u)t( initialin ω∆+ω=ω        (2-23) 
where ∆ω is the magnitude of the frequency step and Equation (2-23) can be integrated 
to get input phase, which is express as followed 
ti ω∆=θ          (2-24) 
The Laplace transform of Equation (2-24) is 
2i s
)s( ω∆=θ          (2-25) 











=θ=θ∆      (2-26) 











     (2-27) 
From Equation (2-27), the phase error due to a sudden change in frequency in the input 
can be reduced by K. 
 
2.5. Noise Analysis of the Frequency Synthesizer System 
 
With the introduction of the basic concept of the frequency synthesizer in the previous 
section, a brief analysis of noise in the frequency synthesizer will be presented in this 
section. The frequency synthesizer linear model with the various major noise 
contributions diagram is shown in Figure 2-10. The main noise contribution comes 
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from the main components of the frequency synthesizer; they are the reference clock, 





Figure 2-10 Linear model of Frequency Synthesizer with added noise sources 
Since the frequency synthesizer is a linear time-invariant system, the noise sources in 
the linear model are modeled as an additive component in the system. It can be 
assumed that θr(s), θPFD(s), θLPF(s), θosc(s), θdiv(s) and θi(s) are uncorrelated so that 
these entire noise sources can be set to zero when the individual transfer function is 























































=     (2-30) 








































=      (2-32) 
where Hr(s) is the reference clock noise transfer function, HPD(s) is the phase detector 
noise transfer function, HLPF(s) is the LPF noise transfer function, Hosc(s) is the VCO 
noise transfer function and finally, Hdiv(s) is the divider phase noise transfer function. 






































+θ+θ=θ  (2-33) 
From the above equations, it can be seen that the frequency synthesizer acts as a low 
pass filter for phase noise arising in the reference signal, phase detector, low pass filter 
and frequency divider. However, the frequency synthesizer acts as a high pass filter for 
phase noise generated in the VCO. Therefore, to minimize the output noise due to the 
VCO, the loop bandwidth must be as large as possible. On the other hand, to minimize 
the phase noise within the loop bandwidth, the in-band noise contributed by the other 
loop components must be kept to a minimum. It is also important to note that the loop 
bandwidth must be less than the input reference frequency (around 8 – 10 times) [12] 
to keep the loop stable and to suppress the spurs at the output due to the reference 
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2.6. Relationships of Design Parameters 
 
The dynamic response, static phase error and noise analysis of the frequency 
synthesizer system were analyzed in the previous sections. In this section, the 
relationship of the design parameters will be studied, as it will provide a guideline in 
the design of the frequency synthesizer in this thesis. The important factors that affect 
the design of the frequency synthesizer are summarized as followed: 
1. Loop Gain, K 
2. Damping factor, ζ 
3. Bandwidth of Frequency Synthesizer, ωn 
4. Output phase noise of Frequency Synthesizer, θout2 
With the above in mind, it can be seen from Equation (2-33) that a high KPD will help 
to reduce the output phase noise of the system. However, this increase in KPD will 
cause the bandwidth of the frequency synthesizer to increase as well. This would result 
in a higher noise in the system, as more phase noise from the input clock will transfer 
to the output. Fortunately, the reference clock used for this application comes from a 
clean source like an external crystal, which is generally very low in noise. Despite of 
this usefulness, there will be a limitation on the increment of loop gain, K, because the 
damping ratio, ζ, is closely related to the loop gain, K as well. As the increment of the 
loop gain, K will degrade the settling behavior of the system. Normally in control 
theory, a well-designed second-order system should have a damping ratio, ζ equal to 
0.707 to provide an optimally flat frequency response. Furthermore, the bandwidth of 
the system must be less than the phase detector update rate to avoid instability issues 
CHAPTER 2: Frequency Synthesizer 
22 
[12]. The cause and effect of increasing KPD is summaried in Table 2-1. With each of 
the above parameters closely interrelated to each other, this creates a dilemma in 
optimizing the frequency synthesizer system.    
Table 2-1 Cause and Effect of Increased KPD 
 
 KPD ↑ 
Loop Gain, K Increased 
Static Phase Error Improved 
Output Phase Noise Improved 
Bandwidth, ωn Worse 
Damping Factor, ζ Worse 
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3. Design of Frequency Synthesizer 
 
The important aspect of the frequency synthesizer has been discussed in the previous 
chapter. This chapter will focus on the frequency synthesizers that will be implemented 
in this thesis. Firstly, a brief review on application and specification of the frequency 
synthesizer will be presented. Thereafter, the important concept and idea in 
implementing the self-tuning frequency synthesizer will be discussed.  
 
3.1. System Architecture 
 
The intended application for our frequency synthesizer is to provide a Local Oscillator 
(LO) signal for the mixer in the transceiver system for the purpose of up and down 
conversion of baseband and RF signals respectively. The local oscillator system 
diagram is shown in Figure 3-1 and a typical up and down conversion topology of a 















Figure 3-1 Local Oscillator System Diagram 
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Figure 3-2 Typical Direct Up and Down Conversion Topology in Transceiver 
The local oscillator system requires a frequency synthesizer to provide a fixed 
frequency of 4.224 GHz for the single sideband mixer (SSB) to generate an LO signal 
at 3432MHz, 3960MHz, and 4488MHz. This LO signal is then applied to the mixer in 
the transceiver system for the up and down conversion. This local oscillator system is 
used in the Ultra-Wideband (UWB) Multiband Orthogonal Frequency Division 
Multiplexing (MBOFDM) system [17]. The MBOFDM standard requires a minimum 
of band group 1 and the frequency operation for a mode 1 device in shown in Figure 
3-3 [17]. The specification of the frequency synthesizer design is summarized in Table 
3-1 and the system architecture of the frequency synthesizer is shown in Figure 3-4. 
 










Figure 3-3 Frequency of Operation for Mode 1 Device [17] 
Table 3-1 Technical Specification of Frequency Synthesizer  
Process Technology IBM SiGe BICMOS 6HP (0.25µm)  
Supply Voltage 2.5 Volt 
Temperature 0 to 100oC 
Frequency  4.224 GHz  
Frequency Synthesizer System Phase Margin 55.88° 
Frequency Synthesizer System Bandwidth 60 kHz 
Tuning Voltage 1 Volt (0.75 V to 1.75 V) 
Tuning Circuit Upper Limited Trigger Point 1.85 V 
Tuning Circuit Lower Limited Trigger Point 0.65 V 
Phase Noise 
@ 10KHz 
@ 100 KHz 
@ 1MHz 






Crystal Frequency 44 MHz +/- 20 PPM 
 














PFD : Phase Frequency Detector
CP   : Charge Pump
 
Figure 3-4 System Architecture of Frequency Synthesizer  
The Frequency Synthesizer consists of the following blocks: 
1. Phase Frequency Detector (PFD) 
2. Charge Pump (CP) 
3. Low Pass Filter (LPF) 
4. Voltage Controller Oscillator (VCO)  
5. Divider 
6. Lock Detector 
7. Self tuning Circuit – the theory and operation will be discussed in the next 
section 
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3.2. Self tuning Circuit Design 
 
In section 2.6, the advantages and disadvantages of increasing the KPD is presented and 
it is known that K is directly proportional to KVCO and  KPD. In addition, K is also 
inversely proportional to N, which means that there are ways to increase KPD without 
increasing K. One way of increasing the KPD without affecting the frequency 
synthesizer bandwidth, ωn, and damping factor, ζ, is to reduce KVCO proportionally or 
increasing N to keep the loop gain, K in constant. The latter is not a good choice, as it 
will increase the output phase noise as indicated by Equation (2-33). Furthermore, the 
choice of N is greatly restricted by the application. Thus, any increase in KPD has to be 
counterbalanced by reducing KVCO. Fortunately, this is a good choice for designer to 
proceed as the output frequency; ωo, indicated by Equation (2-4) is directly related to 
the gain of the VCO, KVCO and the control voltage, VC. This means that the VCO is 
less sensitive to the noise at the control port. 
 
3.2.1. Frequency Synthesizer Tuning Range 
 
The tuning range is one of the important specifications in frequency synthesizer 
design. It determines the range of frequencies covered by a frequency synthesizer. 
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Relative Tuning Range 
(%) 
FM Radio  87.5 – 108 21 







Bluetooth 2400-2483 3.4 
UWB MBOFDM Band 1 3168-4752 40.8 
UWB MBOFDM Band 1 to Band 5 3168-10560 127.8 
 
With the information of the absolute tuning range, the designer can roughly calculate 
the tuning constant or VCO gain, KVCO. For example, the absolute tuning range for a 
GSM receiver is 925 MHz to 960 MHz (35 MHz) and the tuning voltage is around 2 
V, the estimated KVCO will be 17.5 MHz/V. A typical oscillator tuning range curve is 
shown in Figure 3-5. The tuning range of the oscillator is almost linear in most portion 
of the tuning voltage except at the beginning and at the end of the tuning voltage, 
where parasitics start to affect the KVCO. Another reason for this phenomenon is the 
voltage, VC , reach the upper or lower limit of the design.    
















Figure 3-5 Typical Tuning Range Curve of Oscillator 
While the roughly calculated KVCO gain is around 17.5 MHz/V for the GSM case, one 
may wonder what could be the KVCO gain for this thesis. As mentioned in the previous 
section, the frequency synthesizer is supposed to be designed for UWB MFOFDM 
Band 1 system. This indicates that the KVCO would need 792 MHz/V for a 2 V tuning 
voltage to cover the whole range. This is undesirable as the system design would 
require a low KVCO to compensate for the higher KPD design but this is not the case, as 
the local oscillator system does not require the frequency synthesizer to cover the 
whole range but rather to provide an accurate frequency of 4.224 GHz. The oscillator 
system will create the desired frequency using frequency translation method. The same 
concept is used to create the other frequencies for Band 2 to 5 in the UWB MBOFDM 
standard. Another important reason to use the frequency translation method to generate 
different desired frequency bands is that the channel switch time’s requirement is 9 ns. 
Although the frequency synthesizer is only required to provide one fixed frequency for 
the oscillator system, this does not mean that there is no tuning range specification for 
the frequency synthesizer. Other than the standard tuning range, when designing the 
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VCO, the designer has to consider process variation as well. The process spread during 
fabrication can contribute 30% drift in the oscillating frequency in the VCO. Normally, 
the designer is required to run corner simulation or Monte Carlo simulation to 
determine the maximum process spread in the process. This maximum process spread 
will determine the tuning range required for this thesis. 
 
A study is done on the process spread using the IBM SiGe BICMOS 6HP (0.25µm) 
process on the VCO design (the circuit level of the VCO will be discussed in Chapter 
4) in order to estimate the rough KVCO gain. A control voltage of 1.25 V, which is the 
mid point of the tuning voltage, is applied to the VCO for different process corner. 
Table 3-3 shows the frequency spread due to the process variation. It is noticed that 
there is a spread of 234 MHz under the worst-case condition. Based on the tuning 
voltage of 1 V, it would require a minimum KVCO gain of 468 MHz/V to tune the VCO 
to 4.224 GHz under the worst-case condition. Otherwise, the frequency synthesizer 
will not be able to lock if the KVCO gain is less than 468 MHz/V. This would set the 
minimum KVCO gain for the frequency synthesizer design.  
 
Table 3-3 Frequency Spread due to Process variation  
Process Corner Frequency (GHz) Frequency Difference (Compared to Typical) 
Typical  4.224  0 
Slow 4.026 -198 MHz 
Fast 4.458 234 MHz 
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3.2.2. Self-Tuning Concept  
 
In the beginning of the section, the way to improve the noise performance of the 
frequency synthesizer design is to increase KPD and decrease KVCO accordingly. 
However, the process spread will limit the minimum KVCO of the VCO design. 
Furthermore, with advancements in CMOS technology, the supply voltage will 
decrease too and it would cause KVCO to increase further as the dynamic range of the 
tuning voltage of the VCO is reduced. This really creates a huge challenge in 
frequency synthesizer design. In this section, the concept and idea of the tuning circuit 
will be presented. The purpose of the tuning circuit is to tune the VCO to the desired 
frequency when the frequency synthesizer system is started up. This would allow the 
designer to design a low KVCO VCO. The proposed tuning of the VCO is shown in 
Figure 3-6. Instead of designing an excessively high gain, KVCO to cover the entire 
tuning range, an overlapping low gain, KVCO, which covers the desired frequency is 
designed [19]. This allows a low gain KVCO to be designed. 







Excessively High Gain, KVCO
 
Figure 3-6 Tuning Voltage of Proposed System 
The tuning circuit will monitor the control voltage of the frequency synthesizer system. 
If the divided frequency of the VCO is higher than the reference frequency, the PFD 
and CP will work together to decrease the control voltage to the VCO, which will 
reduce the VCO frequency. The opposite will occur when the divided frequency of the 
VCO is lower than the reference frequency. The control voltage will gear toward 
ground for the former and control voltage will gear toward VDD for the latter. With 
the understanding of control voltage behavior, the tuning circuit will monitor the 
control voltage and increase or decrease the frequency of the VCO until the frequency 
synthesizer is locked. The flow chart of the tuning circuit is shown in Figure 3-7 and 
the block diagram of the tuning circuit is shown in Figure 3-8. The two comparators in 
the tuning circuit will monitor the control voltage and compare it with a predefined 
upper and lower voltage boundary, when the control voltage exceeds the upper or fall 
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below the lower boundary, it will assert a control signal to the tuning circuit controller. 
The controller will increase or decrease the frequency of the VCO based on the control 




























Figure 3-8 Block Diagram of Tuning Circuit 
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In conclusion, the tuning circuit provides the flexibility in selecting the gain KVCO, 
which allows a low noise frequency synthesizer to be designed without the worry of 
process spread and reduction in supply voltage. 
 
3.3. Simulation Result 
 
With the self-tuning concept described in the previous section, it is possible to design a 
low KVCO gain in the design of the frequency synthesizer. The more important task at 
hand now is to determine the required KVCO gain for the frequency synthesizer that 
meets the technical specification that is defined in Table 3-1. Matlab simulation is used 
to model the frequency synthesizer system and a behavioral level simulation is done to 
determine the rough KVCO gain required for the system. A third order loop filter is 
implemented in the frequency synthesizer system to improve the offset phase noise 
reduction. The loop filter is shown in Figure 3-9. R3 and C3 are used to reduce 







Figure 3-9 Third Order Low Pass Filter 
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By using Matlab simulation, the system phase noise for different KVCO setting is 
summarized in Table 3-4 and the result shows that by having a lower KVCO gain, the 
phase noise is lower. The system phase noise is around 10 dBc/Hz better at offset 
frequency of 10 MHz when KVCO is set to 60 MHz/V instead of 600 MHz/V. In 
addition, the component value for the third order low pass filter is shown in Table 3-5, 
which clearly indicates another advantage of having low KVCO gain. The capacitor 
value for C1, C2 and C3 is around 10 times smaller when KVCO gain is set to 60 
MHz/V instead of 600 MHz/V. This clearly reduces the integration size of the 
frequency synthesizer as capacitor of the third order filter took up most of the die floor 
area of the die. 60 MHz/V KVCO gain is chosen for the implementation of frequency 
synthesizer because of better noise performance and smaller die area although all the 
four KVCO setting meet the requirement of the phase noise stated in Table 3-1. The 
frequency synthesizer parameter is summarized in Table 3-6. The open loop gain and 
phase response of the frequency synthesizer is presented in Figure 3-10. 














10 kHz -94.39 -97.12 -98.19 -98.7 
100 kHz -92.36 -96.51 -98.74 -100.09 
1 MHz -114.51 -119.25 -122.21 -124.37 
10 MHz -137.99 -142.76 -145.77 -147.99 
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Table 3-5 Filter Parameter for Different KVCO Setting 
KVCO 600 MHz/V 200 MHz/V 100 MHz/V 60 MHz/V 
C1 9771.19 pF 3257.06 pF 1628.53 pF 977.12 pF 
C2 888.29 pF 296.10 pF 148.05 pF 88.83 pF 
C3 88.83 pF 29.61 pF 14.80 pF 8.88 pF 
R1 0.88 kΩ 2.65 kΩ 5.29 kΩ 8.82 kΩ 
R2 0.29 kΩ 0.88 kΩ 1.76 kΩ 2.94 kΩ 
 
Table 3-6 Frequency Synthesizer Parameters 
Parameter Value 
KVCO 60 MHz/V 
ICP 75 uA 
C1 977.12 pF 
C2 88.3 pF 
C3 8.88 pF 
R1 8.82 kΩ 
R2 2.94 kΩ 
Phase Margin 56o
 
Wn (Loop Bandwidth) 60 kHz 
 

























Gm=40.418 dB (at 6.9806e+006 rad/sec), Pm=55.882 deg. (at 3.7699e+005 rad/sec)







Figure 3-10 Gain and Phase Margin of Frequency Synthesizer 
The phase noise at different offset frequency is summarized in Table 3-7 and plot of 
the phase noise is shown in Figure 3-11.  
Table 3-7 System Phase Noise Result 
Offset Frequency 10 kHz 100 kHz 1 MHz 10 MHz 
Phase Noise (dBc/Hz) -98.7 -100.09 -124.37 -147.99 
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4. Circuit Level Design 
 
This chapter describes the design of the various building blocks that are used in the 
frequency synthesizer. The design consideration and layout design are also discussed.    
 
4.1. Phase Frequency Detector 
 
The Phase Frequency Detector (PFD) is one of the essential blocks in any frequency 
synthesizer design. The block diagram of the D-Flip Flop PFD is shown in Figure 4-1. 
The PFD employs two edge-triggered D-Flip Flop’s that can be reset. The D inputs for 
both flip-flops are connected to logic high, which is VDD in this implementation and 
the clock input of the flip flop is connected to reference frequency and the divided 
VCO frequency. The state diagram of the PFD is shown in Figure 4-2. The advantage 
of using D-Flip Flop PFD are faster acquisition range and lock speed as it detects both 
the frequency and phase errors [20]-[21]. One typical drawback of PFD is that it 
suffers from dead zone problem [11], [22]. The dead zone problem occurs when UP 
and DN signals are not simultaneously turned on when the input phase difference is 
zero or a very small. This will create a period where there is no control signals 
controlling the charge pump circuit, which will cause the loop to be unlocked. This 
effect causes the VCO to accumulate random phase error with respect to the input 
frequency while receiving no corrective feedback. In order to eliminate PFD dead 
zone, a delay is normally introduced after the AND gate.  



























Figure 4-2 PFD State Diagram 
The simulation result of the PFD is shown in Figure 4-3. Signal FOSC is the divider 
VCO frequency, which is applied to the FDIV pin of the PFD and signal FREF is the 
external crystal frequency, which is applied FIN pin of the PFD. It can be seen that the 
frequencies FIN and FDIV are equal and there is zero phase difference between FIN 
and FDIV. The UP and DN signals of the PFD are turned on for a duration of 2 ns to 
ensure there will not be any dead zone issue when the output signals are connected to 
the charge pump circuit. 
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Figure 4-3 PFD Simulation Result 
 
4.2. Charge Pump 
 
The schematic diagram of the charge pump circuit is shown in Figure 4-4 and the 
purpose of the charge pump circuit is to steer current in and out of the low pass filter 
depending on the control signal generated by the PFD. The current is steered into the 
LPF by turning transistor M11 on when the PFD wants to increase the frequency of the 
VCO. Transistor M10 will be turned on to steer current away from the LPF when the 
PFD wants to decrease the frequency of the VCO. From the schematic diagram, it can 
be seen that the charge pump circuit has a differential architecture but only one node is 
used to drive the LPF of the frequency synthesizer. This differential structure ensures 
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there is a voltage at node A and node B so that the current source and sink will not 
switched from saturation region to triode region when M11 or M10 are turned on. This 
means that there is a constant current flow even when the frequency synthesizer is at 
locked position. A unity gain buffer is connected between two output nodes to reduce 
charge pump offset, as the buffer will ensure the output nodes are at the same potential. 
In order to reduce current mismatch effect, the current source and current sink are 
cascaded and are biased at 75 µA. The charge pump current mismatch simulation is 
shown in Figure 4-5 and an expanded view of Figure 4-5 is shown in Figure 4-6. The 
current mismatch data is summarized in Table 4-1 and it can be seen from the table 
that the current mismatch error is less than 1 % when the charge pump is biased at 0.75 
V and 1.75 V, which is the extreme range of the tuning voltage. 





























Figure 4-4 Schematic of Charge Pump 
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Figure 4-5 Charge Pump Current Mismatch Simulation Result 
 
Figure 4-6 Expanded View of the Current Mismatch Simulation Result  
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Table 4-1 Current Mismatch Data 
Control Voltage (V) Current Mismatch (nA) Percentage Error (%) 
0.75 53.43 0.07 
1.75 27.66 0.04 
 
4.3. Voltage Controlled Oscillator 
 
The schematic diagram of the VCO is shown in Figure 4-7. The VCO design is based 
on an LC type oscillator. A LC oscillator is chosen because of the high frequency 
requirement of this thesis and the phase noise of an LC oscillator in general is better 
than the ring oscillator [23].  
 
Transistor M4 and M5 are cross-coupled to generate the negative impedance required 
to cancel the losses of the RLC tank [11]. Inductors, L1 and L2 are designed on chip 
instead of using external components, as integration is one of the main aims of this 
thesis. It can be seen that there are 24 MOS transistors, namely MIN0-MIN6, MIP0-
MIP5, MDN0-MDN5 and MDP0-MDP5 that are connected to the output of the 
oscillator with 12 transistors connected to OUTN and OUTP respectively. By 
connecting the gate of the transistors to the output terminal of the oscillator and 
connecting the drain and source terminal together, which is controlled by the self-
tuning circuit; the MOS transistor will operate in the linear region and will act as a 
capacitor. Since the channel area of a MOS transistor can be accumulated, depleted or 
inverted, the MOS capacitance can be non-linear as it is highly voltage-depended. In 
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this thesis, the MOS transistors are designed to operate in depleted or inverted region 
only. There are only two states, either ON (2.5 V) or OFF (0 V), thus the capacitance 
value provided by the MOS capacitance will be constant throughout the operation. Six 
out of the twelve transistors are connected to VSETI and the other six transistors are 
connected to VSETD. VSETI and VSETD are set to GND and to VDD by default, 
which means the frequency of oscillation will be at the middle band. When the 
frequency needs to be increased, VSETI will be connected to GND, which will 
decrease the capacitance. The opposite occurs when the frequency needs to be 
decreased; VSETD will be connected to VDD. This capacitance together with C1, C2, 
D1 and D2 will determine the oscillator’s frequency. Diodes, D1 and D2 are varactors 
whose capacitance can be tuned by VCNTRL. Finally, the output of the oscillator is 
connected to a source follower amplifier circuit, whose output will be used to drive the 
divider circuit. The source follower amplifier also provides isolation between the 
oscillator output and divider. In this way, the output of the oscillator will not be 
affected by parasitic capacitance, as the oscillator’s frequency can be affected by 
parasitic capacitance. 
 
The small signal equivalent circuit of the oscillator is shown in Figure 4-8. The 
varactors, D1 and D2 are being represented by equivalent capacitors, CD1 and CD2 in 
the small signal equivalent circuit and capacitors; CMP and CMN represent the 
equivalent capacitor of the MOS capacitors. Resistors, R1 and R2 are needed to create 
a D.C. path for diodes, so that when the VCNTRL signal is applied, it will reverse bias 
the diode and the capacitance of the diode varies according to the reverse bias voltage. 
One important point to note is that the resistance of R1 and R2 must be greater than the 
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reactance of CD1 and CD2 so that CD1 and CD2 will be seem as connected in series 
with C1 and C2. If the above condition is not met, then C1 and C2 will be the 
dominant capacitances for the LC oscillator and VCNTRL will not be able to tune the 
oscillator frequency. If the above condition is met, we can assume R1 and R2 is open 





































































Figure 4-7 Schematic of LC Oscillator 















Figure 4-8 Oscillator Small Signal Equivalent Circuit 




=          (4-1) 








)n(CMDN)n(CMINCMN      (4-2) 
and the total capacitance can be expressed as  
CMNCC AT +=          (4-3) 




=ω         (4-4) 
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From the above equation, it can be seen that KVCO is controlled by the capacitance of 
the varactors; D1 and D2, whereas the capacitance CMN will determine the switching 
band, that cover the entire frequency range in order to have a low KVCO gain design. 
This is the idea behind the VCO design that is designed in this thesis. With the aid of 
the self-tuned circuit, the idea of self-tuning frequency synthesizer is achieved in this 
design. A study is done on the effect of the VCO frequency due to the process skew 
parameter. Table 4-2 summarizes the effect on VCO frequency based on individual 
process skew. This information is useful in determining the setting for the individual 
corner2 that will be used in the thesis. 
Table 4-2 Effect of VCO Frequency on Process Skew Parameter  
Skew Parameter Setting Effect on VCO Frequency  
cornr_bip -2 Decrease 
cornr_nfet -2 Decrease 
cornr_pfet -2 No Effect 
cornr_res -2 No Effect 
cornr_cap -2 Increase 
cornr_ind -2 Decrease 
cornr_tox -2 Increase 
cornr_pc -2 Decrease 
cornr_rx -2 Increase 
 
                                                 
2
 Simulation information on different corners setting can be found in Appendix A. 
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The tuning voltage range of the VCO based on schematic diagram simulation is shown 
in Table 4-7. This table consists of all the tuning voltage range for different MOS 
capacitance setting for three different process corners, namely typical, fast and slow. 
The VCO tuning range for typical process is plotted in Figure 4-9, whereas the VCO 
tuning range for slow and fast process are plotted in Figure Appendix B-1 and Figure 
Appendix B-2. From the graph and table, the oscillator frequency reaches 4.224 GHz 
under all three-process corners and it can also be seen from the graphs that there is a 
minimum overlap between two bands at the upper and lower control voltage. This is to 
ensure there is continuity in frequency for two different bands and to ensure there is a 
smooth transition between two bands as well. Table 4-3 compiles the overlap 
frequency for different band at different corner. There is at least 12 MHz overlap in 
frequency. Table 4-4 complies the KVCO gain for different setting and it can be seen 
that the gain for different setting range from 46 MHz/V (Slow Corner) to 80 MHz/V 
(Fast Corner), which are within the acceptable system phase noise range.  
Table 4-3 Overlap Frequency (Schematic Simulation Result) 
 Slow Typical Fast 
16.02585 12.80996 16.26908 
16.19496 13.08561 16.76886 
16.41666 13.42175 17.29284 
16.65292 13.82293 17.88400 
16.83439 14.08400 18.46972 
17.08421 14.59349 19.08449 
17.30886 14.83285 19.76080 
17.46898 15.15682 20.44246 
17.66905 15.42771 21.15078 
17.83587 15.83863 21.88323 
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Table 4-4 KVCO Gain for Different Setting (Schematic Simulation Result) 
  
Switch 
Setting Slow Typical Fast 
VSETD5:0 46.87251 48.83202 55.27065 
VSETD4:0 47.65207 49.97346 56.86285 
VSETD3:0 48.47988 51.05537 58.54586 
VSETD2:0 49.33180 52.30575 60.34691 
VSETD1:0 50.12561 53.58854 62.23616 
VSETD0:0 51.01837 54.85113 64.16930 
Typical 51.94718 56.28633 66.23752 
VSETI0:H 52.90457 57.62083 68.40510 
VSETI15:H 53.88257 58.99550 70.62568 
VSETI2:H 54.86736 60.49254 72.94392 
VSETI3:H 55.87509 62.02870 75.37363 
VSETI4:H 56.91702 63.70474 77.92104 
KVCO 
(MHz/V) 
VSETI5:H 58.04714 65.27618 80.58625 
 
Since the oscillator is sensitive to parasitic capacitance, after the layout is completed 
extraction is performed on the layout to retrieve parasitic capacitance on all the critical 
nodes of the VCO. With this extracted information, a simulation (known as post layout 
simulation) is done to ensure the VCO is able to cover the entire frequency range for 
different process corners as well. This is to ensure there is minimum drift in frequency 
when the chip is fabricated. The tuning voltage range of the VCO based on post layout 
simulation is shown in Table 4-8 and the VCO tuning curves for typical process is 
shown  Figure 4-10 and VCO tuning curves for slow and fast process are shown in 
Figure Appendix B-3 and Figure Appendix B-4 instead.  
Table 4-5 complied the overlap frequency for the post layout simulation and Table 4-6 
complied the KVCO gain for different setting for the post layout simulation. The worse 
KVCO gain is around 92 MHz/V at fast corner for the post layout simulation, which is 
still within the requirement.  
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Table 4-5 Overlap Frequency (Post Layout Simulation Result) 
 Slow Typical Fast 
16.04471 13.71353 20.46875 
15.32005 14.20705 21.00688 
16.55182 14.71862 21.52924 
16.68135 15.11449 21.96252 
16.97766 15.49466 22.35463 
16.88020 15.70449 22.68304 
17.05215 16.56226 24.76732 
17.09075 17.07798 25.61755 
17.09105 17.20797 26.40058 
17.00131 17.25175 26.87080 




16.78131 16.91337 27.10929 
 
Table 4-6 KVCO Gain for Different Setting (Post Layout Simulation Result) 
  
Switch 
Setting Slow Typical Fast 
VSETD5:0 53.41232 56.92126 65.74046 
VSETD4:0 52.75276 58.18843 67.36428 
VSETD3:0 53.98417 59.25657 69.23997 
VSETD2:0 54.56184 60.35708 71.24938 
VSETD1:0 55.06005 61.45980 73.32851 
VSETD0:0 55.76533 62.60540 75.63479 
Typical 56.20947 63.77125 78.02231 
VSETI0:H 56.74082 64.82866 80.22501 
VSETI15:H 57.26094 65.84712 82.79105 
VSETI2:H 57.85952 66.93312 84.94703 
VSETI3:H 58.48223 68.04869 87.15166 
VSETI4:H 59.17749 69.22359 89.39001 
KVCO 
(MHz/V) 
VSETI5:H 60.01425 70.39247 91.78859 
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Table 4-7 VCO Schematic Simulation Result 
Control Voltage 




0.75 1.25 1.75 0.75 1.25 1.75 0.75 1.25 1.75 
VSETD5:0 3.80526489 3.82888244 3.85213740 3.96638995 3.99137630 4.01522197 4.17227526 4.20115110 4.22754591 
VSETD4:0 3.83611155 3.86014634 3.88376362 4.00241201 4.02795321 4.05238547 4.21127683 4.24097181 4.26813968 
VSETD3:0 3.86756866 3.89200463 3.91604855 4.03929986 4.06533207 4.09035522 4.25137082 4.28194106 4.30991668 
VSETD2:0 3.89963188 3.92449557 3.94896368 4.07693348 4.10357255 4.12923923 4.29262384 4.32411065 4.35297075 
VSETD1:0 3.93231076 3.95758516 3.98243637 4.11541630 4.14278468 4.16900484 4.33508674 4.36757462 4.39732290 
VSETD0:0 3.96560198 3.99128532 4.01662035 4.15492085 4.18287742 4.20977198 4.37885318 4.41234491 4.44302248 
Typical 3.99953614 4.02568251 4.05148332 4.19517850 4.22386469 4.25146483 4.42393799 4.45849012 4.49017552 
VSETI0:H 4.03417446 4.06079509 4.08707902 4.23663198 4.26598120 4.29425281 4.47041472 4.50610716 4.53881981 
VSETI15:H 4.06961005 4.09674181 4.12349262 4.27909599 4.30908841 4.33809148 4.51837735 4.55522364 4.58900303 
VSETI2:H 4.10582356 4.13338452 4.16069093 4.32266377 4.35339667 4.38315632 4.56785225 4.60590248 4.64079617 
VSETI3:H 4.14285506 4.17095194 4.19873014 4.36731769 4.39881175 4.42934639 4.61891294 4.65821367 4.69428657 
VSETI4:H 4.18072195 4.20932142 4.23763896 4.41315754 4.44558315 4.47686229 4.67162855 4.71224599 4.74954959 
Frequency 
(GHz) 
VSETI5:H 4.21939858 4.24855462 4.27744572 4.46042298 4.49356865 4.52569917 4.72609637 4.76808809 4.80668262 
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Table 4-8 VCO Post Layout Simulation Result 
Control Voltage 




0.75 1.25 1.75 0.75 1.25 1.75 0.75 1.25 1.75 
VSETD5:0 3.69244256 3.71950191 3.74585489 3.85946724 3.88837328 3.91638850 4.08272368 4.11691540 4.14846414 
VSETD4:0 3.72981017 3.75282158 3.78256294 3.90267497 3.93225719 3.96086340 4.12799539 4.16298306 4.19535967 
VSETD3:0 3.76724289 3.79435011 3.82122705 3.94665635 3.97673890 4.00591292 4.17435279 4.21027195 4.24359275 
VSETD2:0 3.80467523 3.83207475 3.85923708 3.99119431 4.02182300 4.05155139 4.22206351 4.25901836 4.29331289 
VSETD1:0 3.84255573 3.87018007 3.89761577 4.03643690 4.06757968 4.09789670 4.27135038 4.30935571 4.34467889 
VSETD0:0 3.88063811 3.90868370 3.93640345 4.08240203 4.11412075 4.14500743 4.32232426 4.36148193 4.39795905 
Typical 3.91952325 3.94768377 3.97573272 4.12930295 4.16158918 4.19307420 4.37527601 4.41566700 4.45329833 
VSETI0:H 3.95868057 3.98709251 4.01542139 4.17651194 4.20930975 4.24134060 4.42853101 4.47003973 4.50875602 
VSETI15:H 3.99833064 4.02696867 4.05559158 4.22426263 4.25755243 4.29010975 4.48313847 4.52594665 4.56592952 
VSETI2:H 4.03850053 4.06741491 4.09636005 4.27290177 4.30670069 4.33983490 4.53952894 4.58349521 4.62447597 
VSETI3:H 4.07935874 4.10856768 4.13784097 4.32258315 4.35693550 4.39063184 4.59760517 4.64260990 4.68475683 
VSETI4:H 4.12100550 4.15053598 4.18018299 4.37368124 4.40859690 4.44290483 4.65758683 4.70375098 4.74697684 
Frequency 
(GHz) 
VSETI5:H 4.16340168 4.19331365 4.22341593 4.42599146 4.46143716 4.49638394 4.71986755 4.76723057 4.81165614 
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Figure 4-10 Post Layout VCO Tuning Range (Typical Process Corner) 
Another factor that must be considered in the design of the VCO other than the 
oscillator frequency is the phase noise of the VCO [24]. The phase noise of a linear 





















=      (4-5) 
where fm is the offset frequency from the carrier frequency and icarrier is the rms carrier 
current. From Equation (4.5), the way to improve the phase noise performance of the 
LC oscillator is either by increasing the Q or the carrier current [25]-[26]. The former 
is preferred as the first option as the latter would increase the current consumption of 
the oscillator design. The VCO phase noise simulation is shown in Figure 4-11 and 
Table 4-9 summarize the VCO phase noise.  
 




Figure 4-11 VCO Phase Noise 
Table 4-9 VCO Phase Noise 
Offset Frequency 10 kHz 100 kHz 1 MHz 10 MHz 
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4.4. Self-Tuning Circuit 
 
The self-tuning circuit is designed to control the self-tuning process of the frequency 
synthesizer. The concept of the self-tuning is presented in Section 3.2.2 and the 
schematic diagram of the self-tuning controller is shown in Figure 4-12. The controller 
of the self-tuning circuit requires four controls signal, namely UP, DN, LOCK and 
RST (Reset) to facilitate the operation. Upon start up, the controller requires a RST 
signal to set the controller to the initial condition. This is to ensure that the signals 
(VSETI<0:5>, VSETD<0:5>) that control the MOS capacitor are set to the default 
value, which is GND for VSETI and VDD for VSETD. This will ensure that the VCO 
will oscillate at the middle band frequency. When the comparator detects the voltage 
of the VC exceed VH or VL, it will create a high signal to controller. The controller 
will ensures that LOCK signal is not HIGH before it allows this control signal to 
toggle the D-Flip Flops, which are configured at a shift register to control the 12 MOS 
capacitor. The output of the shift register is AND with the LOCK signal to set SR flips 
flops that are used to control the MOS transistors in the VCO. The use of an AND gate 
in the controller is to prevent any false trigger due to noise, that will affect the 
frequency synthesizer performance.  
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VSETI0 VSETI1 VSETI2 VSETI3 VSETI4 VSETI5VDD


















































































































The frequency divider is the last building block of the frequency synthesizer that will 
be discussed in this section; the frequency synthesizer block diagram is shown in 
Figure 4-13. The divider’s task is to divide the VCO output frequency of 4.224 GHz 
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down to 44 MHz, which is fed back to the PFD circuit. The divider consists of four 
divide-by-two dividers to divide the frequency down to 256 MHz followed by a 
divide-by-three divider to divide the frequency down to 88 MHz and followed by a last 
divide-by-two divider to achieve 44 MHz clock frequency for the PFD. As the initial 
frequency to the divider is at a very high frequency and the output of the first four 
dividers, need to be sinusoidal in order to provide intermediate frequency for the local 
oscillator system shown in Figure 3-1, emitter coupled logic flip flop methodology is 
implemented for the first four stages of the divide-by-2 circuits. When the frequency is 
at 256 MHz, digital type dividers like divide-by-three and divide-by-two divider circuit 
are used. This would bring the output swing of the divider to rail-to-rail. 
 
 
Figure 4-13 Divider Block Diagram  
 
The circuit diagram of the ECL D-flip flop is shown in Figure 4-14. This flip-flop 
design is based on ECL design using bipolar devices [27]. In order to migrate to 
CMOS design, the bipolar devices are replaced by MOS devices but care must be 
taken to ensure the sizing of the MOS transistors are able to meet the process variation 
requirement. Furthermore, by using ECL flip-flops, the output swing can be limited, 
which reduces the required switching time between the low and high level of the flip-
flop output. This would enhance the speed of the divider. The block diagram of the 
emitter coupled logic flip-flop is shown in Figure 4-15. It is based on a Master and 
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Slave configuration, which allows ECL D flip-flop to produce orthogonal (I and Q) 


























Figure 4-15 Master/Slave ECL D Flip Flop 
The simulation result of the first four ECL D Flip Flop is shown in Figure 4-17 and 
once the divided frequency is divided down to 264 MHz, the divider system does not 
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requires sinusoidal waveform and the sinusoidal waveform will be converted to rail-to-
rail output swing before being applied to the divide by three divider. The divide-by-
three divider is based on divider-by-three counter idea [28] and Table 4-10 illustrates 
the operation of a divide-by-three counter. 
Table 4-10 State Table of a Divider-by-Three counter 





Using two D flip-flops, the following input table, which is shown in Table 4-11 can be 
derived from the above state table: 
Table 4-11 Flip-Flop Input Table 
Present State Next State Flip-Flop Inputs 
A B A B D1 D2 
0 0 0 1 0 1 
0 1 1 0 1 0 
1 0 0 0 0 0 
 
The flip-flop input equations can be derived from the above input table, using the state 
vector 11 as a don’t-care condition, thus contributing the last row of all don’t-care 
condition in the input columns above. The flip-flop input equations are 
 BAD •=2  
 BAD •=1  
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The circuit diagram for the divider-by-3 counter is shown in Figure 4-16. The output of 
the divider system will then be used to drive the PFD of the frequency synthesizer and 
the simulation result output of the divider, which is 44 MHz is shown in  
Figure 4-18. 
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Figure 4-17 Simulation result of Divider Output  
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Figure 4-18 Output of Divider (44MHz) 
 
4.6. System Simulation Results 
 
With all the individual building blocks of the frequency synthesizer discussed in the 
previous sections, this section will focus on the system level simulation result to ensure 
that the frequency synthesizer is able to function properly, as well as to check whether 
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the frequency is operating under a stable condition when all the circuits are connected 
together. One of the problems faced is the long simulation time required for transient 
response simulation. This is especially true when all the building blocks are connected 
together. Transient response simulation is needed to ensure the frequency synthesizer 
is working. In order to speed up the simulation time, a few nodes are saved during the 
simulation as it is impossible to save every node of the frequency synthesizer as it 
would take up a lot of storage space and it would slow down the simulation. Thus, only 
the control voltage of the VCO is saved, as it would give us a good indication on the 
stability of the frequency synthesizer under closed loop condition. Figure 4-19 shown 
the control voltage of the frequency synthesizer, from the diagram it can be seen the 
control voltage reaches a stable value around 50 µsec. For this system simulation, in 
order to save time, only the VCO and the LPF is based on the schematic whereas the 
rest of the blocks are based on AHDL model. This simulation would roughly indicate 
whether the system is stable and to check whether any change is required. Of course, a 
full level simulation is still required to check on the stability of the frequency 
synthesizer. The full level simulation is shown in Figure 4-20. It can be seen that the 
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Figure 4-20 Control Voltage of Frequency Synthesizer 
 
4.7. Layout Design and Considerations 
 
Phase noise is one of the most important criteria in the design of a frequency 
synthesizer for a communication system. There are many noise source contributions in 
the design of frequency synthesizer [29] and substrate noise is one of the noise sources 
that must be minimized during layout stage. As substrate noise is difficult to model 
accurately in simulation, care has to be taken in layout to reduce substrate noise from 
affecting the frequency synthesizer. In this section, the floor plan and various layout 
techniques to reduce substrate noise will be described. The floor plan of the frequency 
synthesizer is shown in Figure 4-21. Sensitive circuits like the VCO and the bias 
circuit are placed far away from the digital circuit like PFD and Lock Detector circuit. 
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As there is a constant clock switching at these circuits, this would minimize reference 
clock frequency coupled onto the VCO, which will mix with the oscillator frequency 




















Figure 4-21 Proposed Layout Plan 
Next, the following precautions were taken to ensure clean isolation between critical 
blocks: 
 Both analog and digital blocks are separately encircled with a double guard 
ring in the order of substrate-nwell ohmic contacts. 
 A guard ring of substrate-nwell ohmic contact is placed such that it separates 
the analog from the digital blocks. 
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 Separate power supplies for critical analog and digital supplies. 
 Substrate and nwell ohmic contacts are kept separate for the analog and digital 
core as far as possible. They are kelvin-connected only at the bonding pin. 
 
Finally, MOS capacitors and MIM capacitors are used as decoupling capacitors in the 
layout to reduce the switching noise in the digital circuit and to filter off high 
frequency noise in the analog circuit.  
 
4.8. Floor Plan of the Frequency Synthesizer 
 
The dimension of the frequency synthesizer is 1.75 mm X 1.45 mm, which has a die 
area of 2.5375 mm2. The die micrograph is shown in Figure 4-22.  
 
 
Figure 4-22 Die Micrograph 
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5. Measurement Result 
 
This chapter will firstly discuss the measurement setup for the testing of the frequency 
synthesizer. After that, the measurement result will be presented and discussed. Lastly, 
a comparison between the simulation and measurement result will be concluded in the 
last section of this chapter.    
 
5.1. Measurement Setup 
 
In this section, the measurement setup and the equipment used for the testing of the 
frequency synthesizer are presented. The test board is a four layer PCB, with the top 
layer for the RF signal, second layer as the ground plate, third layer as the analog and 
digital VDD and the last layer as the routing layer for control signals or other non-
critical signals. The test equipments used for measuring the performance of the chip 
are as follows: 
1. HP-E3631A – Power Supply 
2. HP-8565E – Spectrum Analyzer 
3. HP-ESG-D3000 – Digital Signal Generator 
4. Agilent Infiniium 54855A DSO Oscilloscope 
5. Chip FS Test board 
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Figure 5-1 Test board Setup 
 
5.2. Measurement Result 
 
In this section, the measured VCO tuning voltage characteristic of the frequency 
synthesizer will be presented followed by the frequency synthesizer phase noise 
performance and lastly the testing of the self-tuning circuit. A comparison between the 
measurement and simulation result will be discussed in each section as well. 
 
CHAPTER 5: Measurement Result  
73 
5.2.1. VCO Tuning Voltage Characteristic  
 
The tuning characteristic of the VCO is the first measurement that is done on the chip. 
The VCO tuning characteristics measurement data is tabulated in Table 5-1 and plotted 
in Figure 5-2. The overlap frequency for inter band is summarized in Table 5-2 and the 
gain of the KVCO is tabulated in Table 5-3. From the measurement result collected, the 
VCO functions according to design and there is overlap in the frequency between the 
adjacent bands, which is critical for the self-tuning operation. Finally, the gain of the 
VCO ranges from 60 MHz/V to 86 MHz/V for different switch setting. This figure is 
within the VCO specification discussed in Section 4.3. 
 






0.75 1.00 1.25 1.50 1.75 
VSETD5:0 4.12769 4.14132 4.15564 4.17107 4.18722 
VSETD4:0 4.17094 4.18712 4.20417 4.22189 4.23924 
VSETD3:0 4.22189 4.23934 4.25582 4.27162 4.28727 
VSETD2:0 4.27154 4.28729 4.30284 4.31837 4.33442 
VSETD1:0 4.31883 4.33503 4.35118 4.36758 4.38465 
VSETD0:0 4.36780 4.38485 4.40218 4.41955 4.43690 
Typical 4.41975 4.43720 4.45458 4.47248 4.49045 
VSETI0:H 4.46837 4.48649 4.50464 4.52264 4.54109 
VSETI1:H 4.52027 4.53882 4.55757 4.57664 4.59582 
VSETI2:H 4.57467 4.59407 4.61352 4.63309 4.65314 
VSETI3:H 4.63112 4.65137 4.67162 4.69232 4.71319 
VSETI4:H 4.69105 4.71225 4.73315 4.75378 4.77465 
Frequency 
(GHz) 
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Figure 5-2 Measured VCO Tuning Characteristics  
From the collected data, it is observed that the VCO is oscillating at a higher frequency 
than designed. A summarized result of the measurement and simulation (Based on Post 
Layout simulation) is tabulated in Table 5-4. It can be seen that there is a difference of 
about 500 MHz between the measurement result and the Slow corner, a difference of 
about 300 MHz between the measurement result and the Typical corner and a 
difference of about 40 MHz between the measurement result and Fast corner. From 
this result, it can be implied that the fabricated process is being tilt toward the Fast 
corner as the difference is minimum between the measurement results and Fast corner 
post layout simulation result. The VCO tuning voltage characteristics between the post 
layout simulation for Fast corner and measurement result is shown in Figure 5-3. This 
is also true when a comparison is made on the overlap frequency and KVCO gain. Table 
5-5 and Table 5-6 show the comparison result between the measurement result and 
Fast corner Post layout simulation for overlap frequency and KVCO gain respectively  
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Table 5-4 Summarized Result between Simulation and Measurement 
Frequency (GHz) 
 Slow Typical Fast Measurement 
0.75 3.91952 4.12930 4.37528 4.41975 
1.25 3.94768 4.16159 4.41567 4.45458 
Control 
Voltage 
(Volt) 1.75 3.97573 4.19307 4.45330 4.49045 
 
Table 5-5 Overlap Frequency Comparison   
 Fast Measurement Difference  
20.46875 16.28000 -4.18875 
21.00688 17.35000 -3.65688 
21.52924 15.73000 -5.79924 
21.96252 15.59000 -6.37252 
22.35463 16.85000 -5.50463 
22.68304 17.15000 -5.53304 
24.76732 22.08000 -2.68732 
25.61755 20.82000 -4.79755 
26.40058 21.15000 -5.25058 
26.87080 22.02000 -4.85080 




27.10929 22.37000 -4.73929 
 
Table 5-6 KVCO Gain Comparison 
  
Switch 
Setting Fast Measurement Difference 
VSETD5:0 65.74046 59.53000 -6.21046 
VSETD4:0 67.36428 68.30000 0.93572 
VSETD3:0 69.23997 65.38000 -3.85997 
VSETD2:0 71.24938 62.88000 -8.36938 
VSETD1:0 73.32851 65.82000 -7.50851 
VSETD0:0 75.63479 69.10000 -6.53479 
Typical 78.02231 70.70000 -7.32231 
VSETI0:H 80.22501 72.72000 -7.50501 
VSETI15:H 82.79105 75.55000 -7.24105 
VSETI2:H 84.94703 78.47000 -6.47703 
VSETI3:H 87.15166 82.07000 -5.08166 
VSETI4:H 89.3900128 83.60000 -5.79001 
KVCO 
(MHz/V) 
VSETI5:H 91.7885908 85.47000 -6.31859 
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Figure 5-3 VCO Tuning Voltage Characteristics 
 
5.2.2. Frequency Synthesizer Phase Noise Performance 
 
After the measurement of the VCO characteristics is completed, the next stage is to 
check the functionality of the frequency synthesizer. The most important signal to 
check is the LOCK signal of the frequency synthesizer. This signal indicates if the 
frequency synthesizer is locked to the desired frequency. Figure 5-4 shows the lock 
signal being asserted, which indicates the frequency synthesizer is running at a 
frequency of 4.224 GHz and Figure 5-5 shows the response of the VCNTRL voltage 
signal. From Figure 5-5, the moment the signal EN_CAL is asserted, the frequency 
synthesizer took around 200 µsec to reach a stable value. Once the frequency 
synthesizer is locked at 4.224 GHz, a spectrum analyzer is used to measure the output 
spectrum and Figure 5-6 shows the measured frequency synthesizer output spectrum. 
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The spectrum analyzer’s phase noise configuration is shown in Figure Appendix B-5, 
whereas Figure Appendix B-6, Figure Appendix B-7, Figure Appendix B-8 and Figure 
Appendix B-9 show the measured phase noise result at offset frequency of 10 kHz, 100 
kHz, 1 MHz, and 10 MHz respectively. Table 5-7 tabulates the summarized measured 
phase noise result of the frequency synthesizer.  
 
 
Figure 5-4 Lock Detect Signal  
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Figure 5-5 Control voltage, VCNTRL Signal Response 
 
Figure 5-6 Measured Frequency Synthesizer Output Spectrum at 4.224 GHz 
  
~ 200 µsec 
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Table 5-7 Measured Frequency Synthesizer Noise Performance 
Offset Frequency 10 kHz 100 kHz 1 MHz 10 MHz 
Phase Noise (dBc/Hz) -81.50 -86.83 -109.83 -116.50 
 
A comparison between the measured phase noise and the simulated phase noise of the 
VCO is tabulated in Table 5-8. The measured phase noise performance of the 
frequency synthesizer matches closely the VCO simulation result. The only exception 
is at offset frequency at 10 kHz and 10 MHz. The phase noise simulation result at an 
offset frequency of 10 kHz can be ignored because the frequency synthesizer functions 
as a high pass filter for the noise generated in the VCO, thus the result measured at 
offset frequency of 10 kHz is much better than the VCO simulated phase noise result. 
The measured phase noise result is poorer at the offset frequency of 10 MHz  is 
initially thought to be due to the limitation of the spectrum analyzer [30] as the 
minimum noise floor level is around 140 dBc/Hz. An additional measurement is 
performed on the crystal oscillator phase noise performance in order to verify whether 
measured phase result at offset frequency of 10 MHz is due to the limitation of the 
spectrum analyzer. The measured phase noise performance of the crystal oscillator is 
tabulated in Table 5-9. The crystal oscillator’s phase noise result is -130.17 dBc/Hz at 
offset frequency of 10 MHz, which is poorer than the VCO simulation phase noise 
performance. The expected measured phase noise of the FS should be around -130.17 
dBc/Hz as crystal oscillator phase noise at 10 MHz should dominate assuming the 
VCO phase noise at 10 MHz is -132.83 dBc/Hz. The additional test with crystal 
oscillator shows that the poor phase noise is not due to the test equipment. As the 
phase noise simulation of the VCO includes the output driver as well as the package 
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model, the problem may not lie at the output stage. The case needs to be further 
investigated in the future work. 
Table 5-8 Phase Noise Comparison  
Offset 
Frequency 
Measured Phase Noise 
(dBc/Hz) 
VCO Simulation Phase Noise 
(dBc/Hz) 
10 kHz -81.50 -54.30 
100 kHz -86.83 -83.80 
1 MHz -109.83 -110.65 
10 MHz -116.50 -132.83 
 
Table 5-9 Measured Crystal Oscillator Phase Noise Performance 
Offset Frequency 10 kHz 100 kHz 1 MHz 10 MHz 
Crystal Oscillator Phase Noise (dBc/Hz) -115.17 -121.33 -129.00 -130.17 
 
 
5.2.3. Measured Result of Self-Tuning Circuit 
 
When the initial condition of the VCO is set at default condition, the VCO is 
oscillating at a frequency of 4.45458 GHz, which is higher than the desired frequency 
of 4.224 GHz. This means that the self-tuning circuit will be activated when the 
frequency synthesizer is powered up as it needs to decrease the frequency of the VCO 
by four band (VSETD3:0) or five band (VSETD4:0) in order for the frequency 
synthesizer to operate at the desired frequency, which is indicated by Table 5-10. 
Figure 5-7 shows the transient response of the VCNTRL voltage when self-tuning 
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circuit is in operation. It can be seen from the transient response that there are five-
trigger points before the frequency synthesizer reaches the desired frequency, which 
means that the switch setting is set to VSETD4:0. The arrow sign (→) indicated the 
five triggers point in Figure 5-7. The lower toggle limit for self-tuning circuit is 
indicated by the cursor 2 in Figure 5-7. The upper and lower toggle limit measured on 
the chip is around 1.92 V and 0.575 V.  
Table 5-10 Frequency Synthesizer Desired Frequency Band of operation  
Control Voltage 
Measurement Result Switch Setting 
0.75 1.00 1.25 1.50 1.75 
VSETD4:0 4.17094 4.18712 4.20417 4.22189 4.23924 
VSETD3:0 4.22189 4.23934 4.25582 4.27162 4.28727 
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5.3. Discussion of Result 
 
In the previous section, the measurement result of the frequency synthesizer chip is 
presented. The frequency of the VCO drifted by about 230 MHz from the required 
frequency of 4.224 GHz but with the help of the self-tuning circuit that was 
implemented in this thesis, the self-tune system is able to tune down the frequency of 
the VCO to 4.224 GHz. This allows the frequency synthesizer to operate under its 
normal condition. If the self-tuning system is not implemented in this design, the 
frequency synthesizer will not lock, as the frequency drift is more than the gain of the 
KVCO. It is quite normal to see process drift affecting analog and RF circuit, thus, the 
importance of self-tuning system is being demonstrated during testing. In addition, it 
allows a designer to design a low gain KVCO without the constraint posed by process 
variation. Although there is a lot of research on material science as well as many 
studies to improve the accuracy of the equipment to minimize the process variation in 
fabrication, process variation will always be a critical issue in integrated circuit design. 
Thus, circuit designers in analog or RF field need to look for innovative idea or 
concept to help to reduce such process dependence in their circuit.    
 






In this thesis, the factors that affect the design of a frequency synthesizer are presented. 
Factors like supply voltage variation, temperature and process variation that affect the 
design of the frequency synthesizer are within the control of designers. This thesis 
presented a design technique to reduce phase noise by reducing the effect of the VCO 
dependence on factors like process variation, temperature and supply voltage variation. 
This would allow a designer to concentrate on the design of the frequency synthesizer 
based on the specification instead. 
 
The concept and implementation of self-tuning circuit design is clearly discussed and 
demonstrated in this thesis. The self-tuning circuit is explored and the design concept 
has been proven and met the objective of the thesis. The quantitative benefit of the 
self-tuning frequency synthesizer is that circuit designer is no longer constrained by 
process and voltage variation when designing a low noise frequency synthesizer. This 
process variation limitation will greatly affect a designer with each scaling of 
technology node, as the power supply voltage of the system needs to be reduced. Thus, 
without self-tuning, the KVCO gain of the frequency synthesizer needs to be increased 
to cover the entire drift range of the VCO. In addition, by having a low gain KVCO, 
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the capacitor value for the low pass filter is smaller, which will help to reduce the die 
area of the Frequency Synthesizer 
 
The self-tuning frequency synthesizer has been fabricated in a 0.25 µm SiGe process. 
The performance of the chip has been tested and the measurement results show that the 
frequency synthesizer functions according to the design specification and achieves a 
phase noise of -81.50 dBc/Hz at 10 kHz offset. Furthermore, the measurement result 
correlates closely with the simulation result and the testing result shows that even 
though there is a drift of 230 MHz in the oscillating frequency, the self-tuning circuit is 
able to tune the frequency synthesizer to the desired frequency, which is 4.224 GHz. 
The ability of the self-tuning circuit to correct the drift demonstrated the importance of 
the self-tuning circuit in the frequency synthesizer design.     
 
6.2. Future Work 
 
The idea of self-tuning circuit is able to help designer to remove process variation 
parameter and concentrate on designing circuit that focus on achieving better 
performance. This idea of self-tuning can be applied to other circuits other than 
frequency synthesizer. One needs to understand the system aspect and apply this 
concept to the circuit design.  
 
For future work, this idea can be used in the design of analog circuit that requires auto-
tune circuit to reduce the process variation. This concept can be applied to current 
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steering oscillator or ring oscillator design, as the phase noise for such oscillator is 
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IBM Semiconductor 0.25 Micron 6HP SiGe BiCMOS process [7] has two ways of 
doing corner simulation. The first method is Monte Carlo methodology and the second 
method is Corner Simulation methodology. The latter is the preferred method and is 
being used for all the simulation in this thesis because it reduces our simulation time 
by using this method. Of course, a correlation is done between Monte Carlo and corner 
methodology and it is found that +/- 2-sigma setting is sufficient for the corner 
methodology. Thus, +/- 2-sigma setting is chosen for corner simulation for this thesis. 
 
The following corner parameter flags affect the skew parameters for a group of 
devices. If a skew parameter is shared between different groups, it is varied only in one 
group (where it is expected to have a dominant effect). The following cornr_* flags are 
set between -3 and +3 to get the corresponding sigma variations in the skew 
parameters of the devices affected. 
 
The following corner parameters affect a group of devices in a dominant manner. 
Positive values of the corner parameter give the following characteristics: 
 cornr_bip : High current, high speed for NPN and VAR 
 cornr_nfet: High current, high speed for NFET 
 cornr_pfet: High current, high speed for PFET 
 cornr_res: High resistance for resistors 
 cornr_cap: High capacitance for capacitors 
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 cornr_ind: High quality factor for inductor & transmission line 
The following corner parameters affect more than one group of devices in a dominant 
manner. A positive value for these corners parameters gives these characteristics: 
 cornr_tox: Small oxide thickness for NFET, PFET, MOSCAP33 (High current, 
High capacitance) 
 cornr_rx: Large width for NFET, PFET (High current) 
 cornr_pc: Small gate length for NFET, PFET (High current) 
Other than the process’s skew is implemented in the process simulation, voltage and 
temperature are modified as well. The following are the setting for Slow, Typical and 
Fast corner. 
 Slow Typical Fast 
Voltage 2.25 V 2.5 V 2.75V 
Temperature 100 0C 50 0C 0 0C 
cornr_bip -2 0 +2 
cornr_nfet -2 0 +2 
cornr_pfet -2 0 +2 
cornr_res +2 0 -2 
cornr_cap +2 0 -2 
cornr_ind -2 0 +2 
cornr_tox +2 0 -2 
cornr_pc -2 0 +2 























































Figure Appendix B-1 VCO Tuning Range (Slow Process Corner) 
















































Figure Appendix B-2 VCO Tuning Range (Fast Process Corner) 
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Figure Appendix B-3 Post Layout VCO Tuning Range (Slow Process Corner) 
























































Figure Appendix B-5 Spectrum Analyzer’s Phase Noise Configuration 
 





Figure Appendix B-7 Measured Frequency Synthesizer Phase Noise @ 100 kHz 
 





Figure Appendix B-9 Measured Frequency Synthesizer Phase Noise @ 10 MHz 
